Discussion Closed This discussion was created more than 6 months ago and has been closed. To start a new discussion with a link back to this one, click here.
Terminal Boundary Condition
Posted 25 nov 2020, 12:20 GMT-5 Electromagnetics, Low-Frequency Electromagnetics 2 Replies
Please login with a confirmed email address before reporting spam
Hi everyone,
I'm currently trying to model a capacitor and am having difficulty introducing a voltage to the system. In the picture shared, the upper and lower plates were assigned the aluminum material and the middle plate is assigned acrylic plastic to represent a dialectric.
I've seen other threads before discussing the "terminal" boundary condition, which supposedly simulates a terminal hooked up to an outside circuit that can simulate electron flow and induce a voltage drop or some sort of capacitance across the model. The only issue is that the "terminal" condition simply refuses to show up in my COMSOL. I can't find it anywhere - in the AC/DC module, in the help bar, basically it seems that it doesn't exist on my computer. Has anyone else run into a similar problem? Are there other ways to achieve this capacitor simulation I'm going after that don't involve terminal?
Thanks so much! !
Attachments: